专利名称：Matrix circuits
发明人：Ali Shafiee Ardestani,Naveen Muralimanohar申请号：US15581110申请日：20170428公开号：US10055383B1公开日：20180821
专利附图：
摘要：A circuit is provided. In an example, the circuit includes a memory array thatincludes a plurality of memory cells to store a matrix and a plurality of data lines coupledto the plurality of memory cells to provide a first set of values of the matrix. The circuitincludes a multiplier coupled to the plurality of data lines to multiply the first set of
values by a second set of values to produce a third set of values. A summing unit isincluded that is coupled to the multiplier to sum the third set of values to produce a sum.The circuit includes a shifting unit coupled to the summing unit to shift the sum and toadd the shifted sum to a running total.
申请人：Hewlett Packard Enterprise Development LP
地址：Houston TX US
国籍：US
代理机构：Hewlett Packard Enterprise Patent Department
更多信息请下载全文后查看
因篇幅问题不能全部显示，请点此查看更多更全内容